We are currently in the process of converting the website to the new design. Some pages, like this one, are still broken. We appreciate your patience.
sudo459
I guess I'm used to "modern" memory protection and being able to directly access hardware and syst…
»
Jason
Awesome. Makes total sense. Thanks a lot for the help guys.
»
Mārtiņš Možeiko
I'm pretty sure Casey meant "polling once per frame". Not just "once for key". A mrmixer explained…
»
Jason
It was from ep. 13 "Platform-independent user input". You answered my question though and it makes…
»
Simon Anciaux
If you're talking about an episode precisely give us the number so we can talk about the same thin…
»
Jason
Hey all. After going back and looking into some of Casey's initial input handling videos I'm tryin…
»
Oswald Hurlem
@Croepha Thank you! FTMP I think DearImGui is fantastic. To some extent it is held back by decisio…
»
Simon Anciaux
Could you provide us the code, or a simplified version that has the problem ?
»
Mārtiņš Možeiko
CPU reads from memory in cache line granularity. Regardless whether you are reading uint32 or m128…
»
mindspyke
yes the lockfile it doing its thing, I just have to toggle the break point off and on again for it…
»
Draos
hmmm, i wasn't really conflating bits and bytes, but I guess my post was unclear. what i was tryin…
»
David Butler
Nice video, very inspirational. I wasn't aware of LAB colors, now I want to go design to some vis…
»
yumisen-yamasen
necro-ing and its a bit of a joke but
»
ratchetfreak
I don't think it's safe even for example to change the size of cache lines. The architecture was …
»
Simon Anciaux
You seem to mix byte and bit together here. m128 is 128bit, which is 16bytes ( two 64bit value, fo…
»
Matt Davies
I am aware you can type only the first n unique chars of a 40-character SHA-1 code when using the …
»
Guntha
A small game I made last week-end during a "game jam" on the website developpez.com, using a custo…
»
Oswald Hurlem
. It is a finished project in that I did what I wanted to do and don't plan to do any more. It's c…
»
Draos
so for example if we had a 32-byte L1 Cache (just for sake of example), if the m128 was aligned to…
»
Matt Davies
I understand. Thanks.
»
ratchetfreak
There are several layers of caching between the data bus to the ram and the SSE registers. These c…
»
paked
So I'm going to start posting any official announcements in here, as well as in the Discord chann…
»
Draos
sort of unrelated, but I was wondering why do SIMD m128s need to be aligned to 16-bytes? If the Da…
»
Mārtiņš Možeiko
Yes, they want to use aligned SSE store/load operations. On older CPU's they were significant fast…
»
Draos
I did some research and found this statement on Nvidia's site "In order to make copying memory to …
»
Simon Anciaux
I may be wrong but I think he uploads all the streams, but he doesn't write all the code during th…
»
Simon Anciaux
Did you try adding a ? In hmh, the problem was that the dll file was written and reloaded before …
»
Matt Davies
Thanks for the reply. I write compilers slightly differently to how Per does it (for example, my …
»
Mārtiņš Možeiko
Note that since Windows 10 April update, *A functions can accept UTF-8 encoding if user has enable…
»
mindspyke
Hi, so I'm messing around with the dynamic code loading... and I've got it working nicely... the o…
»